



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/043,946	01/11/2002	Jong Sik Paek	AMKOR-017A	6383

7663 7590 07/23/2003

STETINA BRUNDA GARRED & BRUCKER
75 ENTERPRISE, SUITE 250
ALISO VIEJO, CA 92656

EXAMINER

LEWIS, MONICA

ART UNIT	PAPER NUMBER
----------	--------------

2822

DATE MAILED: 07/23/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/043,946

Applicant(s)

PAEK, JONG SIK

Examiner

Monica Lewis

Art Unit

2822

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 08 May 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-11 and 19-25 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-11 and 19-25 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 11 January 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____
- 4) ☐ Interview Summary (PTO-413) Paper No(s) _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. This action is in response to the amendment filed May 8, 2003.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

3. Claims 1-6, 9-11 and 19-25 are rejected under 35 U.S.C. 102(a) as being anticipated by Huang et al. (U.S. Patent No. 6,198,171).

In regards to claim 1, Huang et al. ("Huang") discloses the following:

- a) a plurality of leads (326) (For Example: See Figure 7);
- b) first surface (328a) (For Example: See Figure 7);
- c) second surface (330) disposed in opposed relation to the first surface (For Example: See Figure 7);
- d) a third surface (328b) disposed in opposed relation to the second surface, the first surface being oriented between the second and third surfaces (For Example: See Figure 7);
- e) a first semiconductor die (304) defining opposed first and second surfaces and including a plurality of bond pads (308) disposed on the first surface thereof, portions of the first surface of the first semiconductor die being attached to the second surface of each of the leads (For Example: See Figure 7);
- f) a second semiconductor die (310) defining opposed first and second surfaces and including a plurality of bond pads (314) disposed on the second surface thereof, the first surface of the second semiconductor die being attached to the second surface of the first semiconductor die (For Example: See Figure 7);
- g) a plurality of conductive connectors (316) electrically connecting the bond pads of the first and second semiconductor dies to respective ones of the leads (For Example: See Figure 7); and

Art Unit: 2822

h) an encapsulating portion (332) applied to and at least partially encapsulating the leads, the first and second semiconductor dies, and the conductive connectors (For Example: See Figure 7).

In regards to claim 2, Huang discloses the following:

a) conductive connectors comprise conductive wires (For Example: See Figure 7).

In regards to claim 3, Huang discloses the following:

a) the conductive wires comprise first and second conductive wires (For Example: See Figure 7);

b) the bond pads of the first semiconductor die are electrically connected to respective ones of the first surfaces of the leads by first conductive wires (For Example: See Figure 7);

c) the bond pads of the second semiconductor die are electrically connected to respective ones of the second surfaces of the leads by respective ones of the second conductive wires (For Example: See Figure 7).

In regards to claim 4, Huang discloses the following:

a) a die paddle defining opposed top and bottom surfaces, the leads being disposed about the die paddle (For Example: See Figure 7); and

b) the first surface of the first semiconductor die further being attached to the top surface of the die paddle (For Example: See Figure 7).

In regards to claim 5, Huang discloses the following:

a) the first surface of the first semiconductor die is attached to the second surface of each of the leads and to the top surface of the die paddle by a first bonding means (322) (For Example: See Figure 7); and

b) the first surface of the second semiconductor die is attached to the second surface of the first semiconductor die by a second bonding means (324) (For Example: See Figure 7).

In regards to claim 6, Huang discloses the following:

a) the die paddle is formed to have a die paddle thickness (For Example: See Figure 7);

Art Unit: 2822

b) each of the leads is formed to have a lead thickness between the second and third surfaces thereof (For Example: See Figure 7).

c) the die paddle thickness is substantially equal to the lead thickness (For Example: See Figure 7).

In regards to claim 9, Huang discloses the following:

a) the encapsulating portion is applied to the leads such that the third surface of each of the leads is exposed within the encapsulating portion (For Example: See Figure 7).

In regards to claim 10, Huang discloses the following:

a) the first semiconductor die and the leads are oriented relative to each other such that each of the bond pads of the first semiconductor die is located between a respective pair of the leads so that the bond pads of the first semiconductor die do not contact the second surface of any one of the leads (For Example: See Figure 1).

In regards to claim 11, Huang discloses the following:

a) the first semiconductor die defines a peripheral edge (For Example: See Figure 7);

b) the conductive connectors electrically connecting the bond pads of the first semiconductor die to the leads are oriented inwardly relative to the peripheral edge of the first semiconductor die (For Example: See Figure 7).

In regards to claim 19, Huang discloses the following:

a) a plurality of leads (For Example: See Figure 7);

b) a first semiconductor die (304) including a plurality of bond pads disposed thereon, the first semiconductor die being attached to each of the leads (For Example: See Figure 7);

c) a second semiconductor die (310) including a plurality of bond pads disposed thereon, the second semiconductor die being attached to the first semiconductor die (For Example: See Figure 7);

d) electrically connecting the bond pads of the first and second semiconductor dies to respective ones of the leads (For Example: See Figure 7); and

Art Unit: 2822

e) an encapsulating portion applied to and at least partially encapsulating the leads, the first and second semiconductor dies, and the electrical connection means (For Example: See Figure 7).

In regards to claim 20, Huang discloses the following:

a) the electrical connection means comprises conductive wires (For Example: See Figure 7).

In regards to claim 21, Huang discloses the following:

a) each of the leads defines opposed first (330) and second surfaces (328a) and a third surface (328b) which is opposed to the second surface, the first surface being oriented between the second and third surfaces (For Example: See Figure 7);

b) the bond pads of the first semiconductor die are electrically connected to respective ones of the first surfaces of the leads by respective ones of first conductive wires (For Example: See Figure 7); and

c) the bond pads of the second semiconductor die are electrically connected to respective ones of the second surfaces of the leads by respective ones of second conductive wires (For Example: See Figure 7).

In regards to claim 22, Huang discloses the following:

a) the encapsulating portion is applied to the leads such that the third surface of each of the leads is exposed within the encapsulating portion (For Example: See Figure 7).

In regards to claim 23, Huang discloses the following:

a) a die paddle, the leads being disposed about the die paddle (For Example: See Figure 7); and

b) the first semiconductor die being attached to the die paddle (For Example: See Figure 7).

In regards to claim 24, Huang discloses the following:

a) the die paddle defines opposed top and bottom surfaces, with the first semiconductor die being attached to the top surface of the die paddle (For Example: See Figure 7).

Art Unit: 2822

In regards to claim 25, Huang discloses the following:

a) the first semiconductor die and the leads are oriented relative to each other such that each of the bond pads of the first semiconductor die is located between a respective pair of the leads so that the bond pads of the first semiconductor die do not contact any one of the leads (For Example: See Figure 7) .

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 7 and 8 are rejected under 35 U.S.C. 103(a) as obvious over Huang et al. (U.S. Patent No. 6,198,171) in view of Song (Korean Publication No. 2002049944).

In regards to claim 7, Huang discloses the following:

a) encapsulating portion (For Example: See Figure 7).

In regards to claim 7, Huang fails to disclose the following:

a) the bottom surface of the die paddle is exposed.

However, Song discloses a die paddle that has a bottom surface that is exposed (For Example: See Figure 3). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Huang to include a die paddle that has a bottom surface that is exposed as disclosed in Song because it aids in providing a simplified fabricating process (For Example: See Abstract).

Additionally, since Huang and Song are both from the same field of endeavor, the purpose disclosed by Song would have been recognized in the pertinent art of Huang.

In regards to claim 8, Huang discloses the following:

a) encapsulating portion is applied to the leads such that the third surface of each of the leads is exposed within the encapsulating portion (For Example: See Figure 7).

Response to Arguments

6. Applicant's arguments filed May 8, 2003 have been fully considered but they are not persuasive. First, Applicant argues that the "Huang et al. reference clearly does not teach, suggest or show any embodiment of a semiconductor package wherein a semiconductor die is directly attached to the leads." However, "directly attached" is not present in the claims. Second, Applicant argues that "no portion of the lower surface of the first chip is attached to the top, first surfaces of the leads." However, "lower" and "top" are not present in the claims.

Conclusion

7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2822

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Monica Lewis whose telephone number is 703-305-3743.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 703-308-4905. The fax phone number for the organization where this application or proceeding is assigned is 703-308-7722 for regular and after final communications. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

ML
July 17, 2003



AMIR ZARABIAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800